GREY WOLF OPTIMIZER FOR PID CONTROLLER TUNING USING ISE, IAE, ITAE, AND ITSE INDICES
1:56
YouTubeVERILOG COURSE TEAM-ELECTRICAL PROJECTS
GREY WOLF OPTIMIZER FOR PID CONTROLLER TUNING USING ISE, IAE, ITAE, AND ITSE INDICES
DESIGN DETALS PID controller tuning is crucial for achieving optimal system performance in control applications. Traditional tuning methods often struggle with achieving a balance between stability, accuracy, and response time. This Matlab design presents a novel approach using the Grey Wolf Optimizer (GWO) for PID controller tuning, evaluated ...
36 views4 months ago
Verilog Basics
How to Learn Verilog from Scratch?
How to Learn Verilog from Scratch?
substack.com
6 months ago
verilog tutorial for beginners getting started
11:14
verilog tutorial for beginners getting started
YouTubeWide Spectrum
5K viewsApr 7, 2019
Mastering Verilog in 1 Hour 🚀: A Complete Guide to Key Concepts | Beginners to Advanced
1:08:06
Mastering Verilog in 1 Hour 🚀: A Complete Guide to Key Concepts | Beginners to Advanced
YouTubeExplore VLSI
62.4K views1 year ago
Top videos
System Verilog randomization methods, pre_randomize() and post_randomize ()#systemverilog
System Verilog randomization methods, pre_randomize() and post_randomize ()#systemverilog
YouTubeDigital2Real Tutorials
872 viewsSep 30, 2022
OOPS Concept In #systemverilog :Class, Object, Inheritance, Encapsulation #vlsi #verilog
OOPS Concept In #systemverilog :Class, Object, Inheritance, Encapsulation #vlsi #verilog
YouTubeSemi Design
10.2K viewsMar 13, 2023
VERILOG MODELING EXAMPLES
30:42
VERILOG MODELING EXAMPLES
YouTubeHardware Modeling Using
90.6K viewsAug 22, 2017
Verilog Examples
Counter Design in Verilog using Xilinx ISE
7:17
Counter Design in Verilog using Xilinx ISE
YouTubeSusa Learning
9.7K viewsFeb 11, 2018
(Sponsored) FPGA Design Tutorial (Verilog, Simulation, Implementation) - Phil's Lab #109
28:41
(Sponsored) FPGA Design Tutorial (Verilog, Simulation, Implementation) - Phil's Lab #109
YouTubePhil’s Lab
117.9K viewsMay 31, 2023
Verilog Implementation Of 4 Bit Up Counter In Behaviorial Model
4:01
Verilog Implementation Of 4 Bit Up Counter In Behaviorial Model
YouTubeVHDL Language
35.7K viewsSep 1, 2016
System Verilog randomization methods, pre_randomize() and post_randomize ()#systemverilog
System Verilog randomization methods, pre_randomize() and po…
872 viewsSep 30, 2022
YouTubeDigital2Real Tutorials
OOPS Concept In #systemverilog :Class, Object, Inheritance, Encapsulation #vlsi #verilog
OOPS Concept In #systemverilog :Class, Object, Inheritance, Encap…
10.2K viewsMar 13, 2023
YouTubeSemi Design
VERILOG MODELING EXAMPLES
30:42
VERILOG MODELING EXAMPLES
90.6K viewsAug 22, 2017
YouTubeHardware Modeling Using Verilog
VERILOG LANGUAGE FEATURES (PART 2)
33:33
VERILOG LANGUAGE FEATURES (PART 2)
106.6K viewsAug 22, 2017
YouTubeHardware Modeling Using Verilog
Introduction to UVM - The Universal Verification Methodology for SystemVerilog
10:00
Introduction to UVM - The Universal Verification Methodology for Syst…
119.7K viewsMar 29, 2011
YouTubeDoulos Training
4 x 4 Matrix CalTech
3:33
4 x 4 Matrix CalTech
140.1K viewsJan 19, 2019
YouTubeEngineerProf PH
Newton Raphson Method | Numerical Methods | Formula & Example
21:37
Newton Raphson Method | Numerical Methods | Formula & E…
2.1M viewsJul 20, 2019
YouTubeDr.Gajendra Purohit
4:49
FPGA Design with MATLAB, Part 3: Architecting Efficient Hardware
12.1K viewsDec 12, 2019
YouTubeMATLAB
7:28
Pulse Width Modulation (PWM) - Electronics Basics 23
747.9K viewsOct 9, 2016
YouTubeSimply Electronics
2:33:24
Verilog Complete course for beginner level
11.5K viewsJun 9, 2021
YouTubeElectronics & VLSI Projects
7:16
Introduction to HDL | What is HDL? | #1 | Verilog in Hindi
74.2K viewsJun 21, 2021
YouTubeVLSI POINT
11:35
Low Pass Filters & High Pass Filters : Data Science Concepts
51.7K viewsOct 12, 2020
YouTuberitvikmath
12:14
tutorial 3 verilog data types wire , reg and vectors
10.2K viewsOct 8, 2017
YouTubeMicrocontrollers Lab
29:42
Verilog A Tutorial: Exploring the Fundamentals and Applications o…
25.9K viewsOct 4, 2020
YouTubeTechSimplified TV
19:55
#10 How to write verilog code using structural modeling || explained wi…
38.4K viewsJun 24, 2020
YouTubeComponent Byte
8:41
Lec-6 What are Signed & Unsigned Numbers | Arithmetic Operations …
839.8K viewsJul 9, 2020
YouTubeGate Smashers
8:29
Design FIR Filter using Window Method Step by Step - Complete B…
282.1K viewsApr 25, 2017
YouTubeShrenik Jain
5:18
Structural Modeling in VHDL | Digital Electronics | Digital Circuit Desig…
30.9K viewsJan 12, 2020
YouTubeEkeeda
39:12
Verilog A Tutorial: Exploring the Fundamentals and Applications o…
9.5K viewsOct 11, 2020
YouTubeTechSimplified TV
26:57
Verilog Recap Session P2 - Hussein Mohamed
73 viewsSep 3, 2024
YouTubeYoussef Gamal
3:58
Module Instantiation - Methods || Verilog lectures in Telugu - 19
1.3K viewsJan 21, 2024
YouTubeTelugu Engineering
6:54
FSDB Dumping | Synopsys
61.1K viewsFeb 1, 2018
YouTubeSynopsys
1:06:03
Advanced Verilog - Part 1
383 viewsJan 24, 2025
YouTubecoe instructor
27:30
IntroductionToVerilog Part2
39K viewsSep 6, 2014
YouTubePeter Mathys
38:16
VERILOG OPERATORS
103.5K viewsAug 22, 2017
YouTubeHardware Modeling Using Verilog
5:58
SimVision Class Browser Introduction
5.3K viewsJan 10, 2013
YouTubeCadence Design Systems
24:11
Introduction to Verilog Part 1
154K viewsSep 6, 2014
YouTubePeter Mathys
10:13
AMS - Data Buses - [part 5]
2.2K viewsFeb 12, 2019
YouTubeHussein Hussein
5:21
SimVision UVM Register Viewer
5.3K viewsDec 21, 2012
YouTubeCadence Design Systems
See more videos
Static thumbnail place holder